



Microelectronics

Leon Alkalai, JPL Dennis Andrucyk, GSFC

Presentation given by Jim Wall

San Antonio Workshop Page 1 5/10/94






'96 San Antonio Workshop Microelectronics IPDT Report

James W. Wall
Jet Propulsion Laboratory
tel. 818 354-4588
email:james.wall@jpl.nasa.gov

San Antonio Workshop Page 2 5/10/96





Key Capability Needs for the 21st Century

- Develop reduction of all spacecraft electronics mass,
 volume and power by two orders of magnitude relative to
 the state-of-the art in space flight computing
- Accelerated insertion of commercial technology, components, and processes into space flight applications for the reduction of the total spacecraft life-cycle cost
- Scaleable and fault-tolerant on-board computing architectures that will enable autonomous spacecraft control and operation, and on-board science data analysis, for the purpose of reducing the total system cost, and increase the mission scientific return.

San Antonio Workshop Page 4 5/10/9



Candidate High-Priority Technologies

- Highly integrated and modular 3D avionics architectures amenable to industry standardization
- Integrated power management electronics
- Advanced microelectronics packaging technologies such as Multichip Modules (MCMs), 3d chip stacking, and MCM stacking
- Low power electronics
- High-density low-power data storage technology
- High-bandwidth low-power interfaces
- Scaleable on-board real-time and reliable multiprocessing
- Fault tolerant computing
- Techniques for rapid prototyping

San Antonio Workshop Page 5 5/10/96





IPDT NMP Flight Support Status

NMP Validation Flight	Candidate Technology Selection	Microelectronics System Architecture	IPDT Tasks Remaining
DS1	Complete	Near-Complete	Delivery of MCMs, Test & Integration, Delivery of Microelectronics Stack
DS2	Near-Complete	Near-Complete	General Support & Review
DS3	Preliminary	Preliminary	All Phases (Selection, Architecting, Delivery)
EO1	Late- Preliminary	Preliminary	Finalize Selection, Architecting, Delivery
EO2	Preliminary	Preliminary	All Phases
EO3	Preliminary	Preliminary	All Phases

San Antonio Workshop Page 6 5/10/96






Proposed μE IPDT Technologies For DS1

San Antonio Workshop Page 7

5/10/96








3D MCM Stacking

- Space Computer Corporation 3D MCM stacking technology
- Technology developed by BMDO
- Prototyped, validated in lab. and delivered sponsor.
- Program canceled due to \$ cuts
- Mechanical tests and Electrical tests are encouraging
- TRL = 6; however, concerns remain for testability and reworkability.
- Partnership: SCC, BMDO, NASA
- Users: General purpose 3D avionics
- Benefits: eliminates backplane architecture, 10-100x reduction in mass and voluem relative to PCB.



San Antonio Workshop Page 9 5/10/9







Proposed µE IPDT Technologies for DS2

San Antonio Workshop Page 10

5/10/9









Proposed μE IPDT Technologies For EO1

Command & Data Handling Technology	Mass (Kg)	Power (W)	Perfor- mance
Rad-Hard PowerPC CPU + Memory	0.2	5	55 MIPS
192 Gbit Solid State Recorder	1.5	4.5	192 Gbit
Fiber Optics Data Bus (FODB)	0.1	3.3	300 Mbps
3-D Packaging		N/A	N/A
DC-DC Converter	0.1		80-90% efficient
Power Activation & Switching Module	0.1		16 switch
Ultra Low Power Experiment	0.1		

San Antonio Workshop Page 13 5/10/96





Summary of µElectronics Systems TRR

Technology Item	TRL
RAD6000-5L, CPU MCM RAD6000-5L, Mem. MCM RAD6000-5L, 3D cube SSR, 3D Flash/DRAM I/O AS 1773 I/F Power HDI Mixed Signal ASICs PASM 3D MCM Stacking	6 6 5 5 7 5 5 6


San Antonio Workshop Page 14





Pluto Express

Reliability



Low Power

Fault Tolerance

Miniaturization



San Antonio Workshop Page 15

5/10/96

